


# Identifying the best two-dimensional channel material for the reinstatement of complexity scaling in floating gate FETs



Elderson Mercado<sup>1</sup>

In collaboration with Dr. Saptarshi Das<sup>2</sup>, Amritanand Sebastian<sup>2</sup>, Abigail Lowry<sup>3</sup>, and Nailah Oliver<sup>2</sup>

Department of Mechanical Engineering

<sup>1</sup>University of Puerto Rico at Mayaguez, <sup>2</sup>The Pennsylvania State University <sup>3</sup>Central College in Pella, IA




### The death of Moore's Law?



Gordon Moore adjusted his 1965 law (Moore's Law) and established that the number of transistors on microprocessors was going to double every two years instead of every year.





Since 2005, transistor scaling has been limited by <u>energy</u>, <u>size and</u> <u>complexity scaling</u>. In recent years, some scientists have even associated these scaling problems with an upcoming expiration of Moore's Law.





### Objectives



In order to reinstate the complexity scaling:

- ☐ Floating-gate FETs are going to be studied in more detail through literature search.
- □An Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> (AHA) gate stack structure will be explored to implement non-volatile memory (NVM).
- ☐ Various 2D materials will be explored to identify the best material for floating-gate FETs







### Previous challenges



#### **Challenges:**


On the nanoscale, electron-based devices can depart drastically from the ideal behavior.


 Increased gate leakage currents and higher off state power consumption.

Von Neumann bottleneck affects the transfer rate between memory and logic units.

Enhance the performance of FG-FETs by conjoining few-layer 2D materials (graphene, black phosphorus, WSe<sub>2</sub>, MoS<sub>2</sub>) with the AHA gate stack.

More updated literature to be reviewed.






von Neumann Limit





### Floating-gate FETs (FG-FET) and reinstatement of complexity scaling






Field effect transistor that has an additional gate between two insulators which can store electrons when the power goes out.

Non-volatile memory (NVM)



A type of memory that can retain stored data even after the power is turned off.

Complexity scaling



Floating gates allow in-memory processing potentially helping in reinstate complexity scaling of transistors.



## FLASH Memory Operation and Floating-gate FETs




If we compare a flash memory cell to a transistor, the flash memory cell has an additional gate known as the floating gate.

There's no direct electrical contact available to the floating gate and it's surrounded by oxide material.

To warrant a large change in threshold voltage with programming, the tunnel oxide must be thinner than the blocking oxide.



#### A floating gate flash memory cell






## A deeper look into the physics of floating-gate FETs (FG-FET)

Whenever we are programming a FLASH memory cell, we apply a high gate voltage so that a high program current can be reached.

If we intend to retain the charge in the floating gate, we must not apply a gate voltage.

During the erase operation, a large negative voltage is required to repel electrons from the floating gate.



**PennState** 





## A deeper look into the physics of floating-gate FETs (FG-FET)



In a <u>flat band</u>, there is no potential difference between the semiconductor and the metal gate.








In <u>direct tunneling</u>, the electrons tunnel through a trapezoidal-shaped barrier. **Equation:** 

$$J_{DT} = \frac{k_1 \varepsilon^2}{\left(\sqrt{\varphi_B} - \sqrt{\varphi_B - V_{ox}}\right)^2} exp\left\{\frac{-k_2 \left[\varphi_B^{3/2} - (\varphi_B - V_{ox})^{3/2}\right]}{\varepsilon}\right\}$$

The <u>Fowler-Nordheim (F-N) tunneling</u> occurs at a higher gate voltage than the direct tunneling. The electrons tunnel through a triangle-shaped barrier.

Equation: 
$$J_{FN} = \frac{k_1 \varepsilon^2}{\varphi_B} exp \left[ \frac{-k_2 \left( \varphi_B^{3/2} \right)}{\varepsilon} \right]$$





## Applications of 2D materials in floating-gate FETs




The FET community has shifted its interest to:

- > 2D materials with sizable (>0.3 eV) bandgaps
- low off-state currents
- high on-state currents


Transition metal dichalcogenides (TMDs) have emerged as the most promising candidate for novel semiconductor device applications.


wide and controllable band gap.





### Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> (AHA) and 2D materials





#### Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> gate stack structure:

- Shallow hole potential well (φw-h = 0.15 ev)
- Deep electron potential well (φw-e = 1.15 ev)
- > Transparent and flexible features
- Reduces crosstalk between different cells
- Good scalability

#### **<u>2D materials</u>** without dangling bonds possess:


- Excellent electronic properties
- Perfect interfaces (free of charge traps)
- ➤ High carrier mobility and large ON/OFF current ratio
- > Transparency and flexibility
- Large band gap

**PennState** 




## Improvements in the charge-trap memory device





The WSe<sub>2</sub> floating-gate phototransistor exhibits a large memory window and hold time.



Combining WSe<sub>2</sub> with the Al<sub>2</sub>O<sub>3</sub>/HfO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> stack structure in a non-volatile FLASH memory allows a high writing speed without over-erase phenomena.






### Valence and conduction energy bands

**Band Offset**  $\rightarrow$  Energy difference between bands (either conduction and valence band) of different materials. These values define the confinement potentials for carriers.

- Valence Band Offset (VBO)
- Conduction Band Offset (CBO)



#### **Direct Tunneling**

$$J_{DT} = \frac{k_1 \varepsilon^2}{\left(\sqrt{\varphi_B} - \sqrt{\varphi_B - V_{ox}}\right)^2} exp\left\{\frac{-k_2\left[\varphi_B^{3/2} - (\varphi_B - V_{ox})^{3/2}\right]}{\varepsilon}\right\}$$

#### **FN Tunneling**

$$J_{FN} = \frac{k_1 \varepsilon^2}{\varphi_B} exp \left[ \frac{-k_2 \left( \varphi_B^{3/2} \right)}{\varepsilon} \right]$$



## Band offsets of 2D channel materials in floating-gate FETs



2D Material	Conduction Band Offset (CBO) with Al₂O₃	Valence Band Offset (VBO) with Al₂O₃	CBO - VBO
MoSe <sub>2</sub>	1.92 eV	4.59 eV	2.67 eV
MoS₂	3.63 eV	3.21 eV	0.42 eV
Graphene	2.43 eV	1.58 eV	0.85 eV
WS <sub>2</sub>	3.56 eV	2.79 eV	0.77 eV
WSe₂	2.15 eV	3.45 eV	1.30 eV



## Conclusions and future recommendations



The VBO and CBO values of MoS<sub>2</sub> are symmetric; therefore, it can be used <u>as a channel material</u> for the AHA gate stack structure in floating-gate FETs.

The <u>low leakage current</u> and <u>high breakdown field</u> that 3,4,9,10-perylene-tetracarboxylic dianhydride (PTCDA) offers can substitute the properties of  $Al_2O_3$  as a tunneling oxide material.



### Acknowledgements



Ronald Redwing Kathleen Gehoski

NSF Grant no. EEC-1852251